OAI/Combinatorics/EditApproximation/Refinement/PhysicalRequestBits.lean
2 declarations, 0 contain sorry, 0 declared as axioms
The cache key width is linear in the input height, once the actual pass and copy bounds are substituted. The numerical capacity is only a bound: no array of that capacity is allocated.
- theorem
OAI.EditApproximation.computed_entryCapacity_boundline 12 - theorem
OAI.EditApproximation.computed_request_bits_leline 40